

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of:

Applicant: Pankaj K. Jha

Application No.: 09/881,493 Examiner: Patel, H.

Filed: June 14, 2001 Art Group: 2154

For: PROGRAMMABLE PROTOCOL PROCESSING ENGINE FOR  
NETWORK PACKET DEVICES

**APPEAL BRIEF**

Mail Stop Appeal Brief - Patents  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Appellant submits the following Appeal Brief pursuant to 37 C.F.R. §41.37 for consideration by the Board of Patent Appeals and Interferences. Appellant also submits herewith a PTO-2038 Form in the amount of \$500.00 to cover the cost of filing the opening brief as required by 37 C.F.R. §41.20(b)(2). Please charge any additional fees or credit any overpayment to our Deposit Account Number 50-0541.

## TABLE OF CONTENTS

- I. REAL PARTY IN INTEREST
- II. RELATED APPEALS AND INTERFERENCES
- III. STATUS OF CLAIMS
- IV. STATUS OF AMENDMENTS
- V. SUMMARY OF CLAIMED SUBJECT MATTER
- VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL
- VII. ARGUMENTS
  - A. Rejections under 35 U.S.C. §102
  - B. Rejections under 35 U.S.C. §103
  - C. Conclusion
- VIII. CLAIM APPENDIX
- IX. EVIDENCE APPENDIX
- X. RELATED PROCEEDINGS APPENDIX

## **I. REAL PARTY IN INTEREST**

The real party in interest is the Assignee, Cypress Semiconductor Corporation.

## **II. RELATED APPEALS AND INTERFERENCES**

This application is related to co-pending application Serial No. 09/881,367, which was received by the Technology Center at the Board of Patent Appeals and Interferences on December 8, 2006, Appeal No. 2007-0708. There are no related judicial proceedings or interferences known to the Appellant, Appellant's legal representative, or Assignee which will directly affect or be directly affected by or have a bearing on the Board's decision in the pending appeal.

## **III. STATUS OF CLAIMS**

Claims 1-20 are pending and remain rejected. The Appellant hereby appeals the rejection of claims 1-20.

## **IV. STATUS OF AMENDMENTS**

Appellant is appealing a final Office Action issued by the Examiner on August 31, 2006. On October 23, 2006, Appellant filed an Amendment After Final that amended claims 6 and 7 and requested reconsideration of all other claims. On November 28, 2006, the Examiner issued an Advisory Action indicating that the Amendment After Final changes would not be entered. On December 14, 2006, Appellant filed (i) a Notice of Appeal and (ii) a Request for Review, both based

on the claims prior to the Amendment After Final. On February 1, 2007, the Examiner issued a Notice of Panel Decision for Pre-Appeal Brief Review indicating that the case would proceed to the Board of Patent Appeals and Interferences.

## **V. SUMMARY OF CLAIMED SUBJECT MATTER**

A first embodiment of the present invention (as represented by claim 1) generally concerns an assembly 126 comprising a database circuit 130 and a processing circuit 128. The basic structure of the assembly 126 may be found in the specification on page 5, lines 5-16 and is illustrated in FIG. 2. The database circuit 130 may be configured to store a plurality of pointer values for a plurality of first parameters (see FIG. 5) defined by a network protocol (e.g., protocol of network 104), wherein each one of the first parameters is associated with a corresponding one of the pointer values. The pointer values are generally represented by the signal POINTER in FIG. 2 and are described in the specification on page 12, lines 14-21. The pointer values may specify how the parameters received in an incoming packet INP1 from network 104 are to be processed (specification page 13, lines 10-11). An example of the relationships of the pointer values to parameters in an Ethernet frame is shown in FIG. 5 and described in the text on page 18, lines 1-10.

The processing circuit 128 may be configured to (i) process a particular one of the first parameters in the incoming packet INP1 received by the assembly 126 in accordance with the corresponding pointer value to produce a second parameter. Processing of a particular first parameter is generally described in the specification on page 14, line 1 through page 15, line 7. Details of the internal workings of the processing circuit 128 are also shown in FIG. 3. Descriptions

of the processing performed by the peripherals 132a-132m on the parameters may be found on page 14, line 8 through page 15, line 7. The processing circuit 128 may be further configured to (ii) present an outgoing packet OUTP1 from the assembly containing the second parameter (see FIG. 5). Assembly and presentation of the outgoing packet may be performed by the assembler 136, as described in the specification on page 15, lines 8-17.

A second embodiment of the present invention (as represented by claim 10) generally concerns an assembly 100 comprising a first circuit (as represented by the network 1 interface circuit 122), a second circuit (as represented by the protocol processing engine 126) and a third circuit (as represented by the network 2 interface circuit 124). The basic structure of the assembly 100 may be found in the specification on page 5, lines 5-16 and is illustrated in FIG. 2. The first circuit 122 may be configured to delineate a receive frame RX1 received from a first network 104 having a first network protocol to produce an incoming packet INP1. Operations of the first interface 122 are generally described in the specification on page 8, lines 14-18. Further details may be found on page 20, line 16 through page 21, line 13 as shown in FIG. 6.

The second circuit 126 may be configured to (i) store a plurality of pointer values for a plurality of first parameters defined by the first network protocol, wherein each one of the first parameters is associated with a corresponding one of the pointer values. The pointer values are generally represented by the signal POINTER in FIG. 2 and are described in the specification on page 12, lines 14-21. The pointer values may specify how the parameters received in an incoming packet INP1 from network 104 are to be processed (specification page 13, lines 10-11). An example of the relationships of the pointer values to parameters in an Ethernet frame is shown in FIG. 5 and

described in the text on page 18, lines 1-10. The second circuit 126 may also be configured to (ii) process a particular one of the first parameters in the incoming packet INP1 in accordance with the corresponding pointer value to produce a second parameter. Processing of a particular first parameter is generally described in the specification on page 14, line 1 through page 15, line 7. Details of the internal workings of the second circuit 126 are also shown in FIG. 3. Descriptions of the processing performed by the peripherals 132a-132q on the parameters may be found on page 14, line 8 through page 15, line 7. The second circuit 126 may be further configured to (iii) present an outgoing packet OUTP1 containing the second parameter. Assembly and presentation of the outgoing packet OUTP1 may be performed by the assembler 136, as described in the specification on page 15, lines 8-17.

The third circuit 124 may be configured to frame the outgoing packet OUTP1 to present a transmit frame TX2 to a second network 106. Operation of the third circuit 124 is generally described on page 10, lines 1-8 of the specification. Further details may be found on page 20, lines 3-15 as shown in FIG. 6.

## **VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL**

The first issue is whether claims 1-6 and 8-17 are patentable under 35 U.S.C. §102(e) over Ogawa et al. (hereafter Ogawa), U.S. Patent No. 5,936,966.

The second issue is whether claim 7 is patentable under 35 U.S.C. §103(a) over Ogawa in view of Official Notice that providing at least two peripheral blocks from a group of peripheral blocks is well known in the art.

The third issue is whether claim 18 is patentable under 35 U.S.C. §103(a) over Ogawa in view of Gabrick et al. (hereafter Gabrick), U.S. Patent Publication No. 2002/0161802.

The fourth issue is whether claim 19 is patentable under 35 U.S.C. §103(a) over Ogawa and Gabrick in view of Wilford et al. (hereafter Wilford), U.S. Patent No. 6,687,247.

The fifth issue is whether claim 20 is patentable under 35 U.S.C. §103(a) over Ogawa in view of Yanagihara et al. (hereafter Yanagihara), U.S. Patent No. 5,899,578.

## **VII. ARGUMENTS**

### **A. 35 U.S.C. § 102**

The Federal Circuit has stated: “A claim is anticipated only if *each and every element* as set forth in the claim is found, either *expressly or inherently* described, in a single prior art reference.”<sup>1</sup> “The elements must be *arranged as required by the claim.*”<sup>2</sup> The Federal circuit has added that the anticipation determination is viewed from one of ordinary skill in the art: “There must be no difference between the claimed invention and the reference disclosure, as viewed by a person of ordinary skill in the field of the invention.”<sup>3</sup>

#### **1. Claim 1 is fully patentable over Ogawa**

Claim 1 provides an assembly in the preamble. The Examiner alleges that the text in column 3, lines 44-49 and column 4, line 65 to column 5, line 22 of Ogawa describes an item similar to the claimed assembly.<sup>4</sup> Based on the cites provided, the Examiner appears to be asserting that a data receiving device 106 shown in FIGS. 1, 26 and 27 of Ogawa is similar to the claimed assembly.

---

<sup>1</sup> Manual of Patent Examining Procedure (M.P.E.P.), Eighth Edition, Rev. 5, August 2006, §2131 citing *Verdegaal Bros. v. Union Oil Co. of California*, 814 F.2d 628, USPQ2d 1051, 1053 (Fed Circ. 1987) (emphasis added).

<sup>2</sup> M.P.E.P. §2131 citing *In re Bond*, 910 F.2d 831, 15 USPQ2d 1566 (Fed. Cir. 1990) (emphasis added).

<sup>3</sup> *Scripps Clinic & Research Found. v. Genentech Inc.*, 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991).

<sup>4</sup> Final Office Action, August 31, 2006, page 8, item 10.

Claim 1 further provides a database circuit configured to store a plurality of pointer values, wherein each one of the first parameters is associated with a corresponding one of the pointer values. Despite the assertion by the Examiner<sup>5</sup>, the text in column 6, lines 38-67 of Ogawa is silent regarding a database circuit in the data receiving device 106 (alleged claimed assembly):

FIG. 28 is a flowchart showing a sequence of the repeating operation when the repeater is a bridge;  
FIG. 29 is a flowchart showing a sequence of the repeating operation when the repeater is a router; and  
FIG. 30 is a flowchart showing a sequence of the repeating operation when the repeater is a router having to  
a firewall function.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments according to the present invention will now be described in detail hereunder with reference to the accompanying drawings.

FIG. 1 is a block diagram showing the structure of a data receiving device of a first embodiment to which the present invention is applied.

As shown in FIG. 1, the first embodiment basically comprises: an input data control circuit 22; a capture register circuit 24; a protocol recognition circuit 26; a sequence selection circuit 28; a sequence counter 30; a sequencer 32; and a header end timing detection circuit 36. The present invention further comprises a frame end detection circuit 34 and an interrupt generation circuit 38 in this embodiment, but the invention is not restricted to this structure for application. Various modes of the above-mentioned components can be considered, and a first cut-through circuit 23 may be provided to an output side of a pipeline register (which will be simply referred to as a pipeline hereunder) constituting the input data control circuit 22 as shown in ...

Nowhere in the above text, or in any other section does Ogawa explicitly or inherently disclose a database circuit, a plurality of pointer values and an association of each one of the first parameters of an incoming packet to a corresponding one of the pointer values as required by M.P.E.P. §2131. In contrast, FIG. 1 of Ogawa discloses that the data receiving device 106 has an input data control circuit 22, a capture register circuit 24, a protocol recognition circuit 26, a sequence selection circuit 28, a sequence counter 30, a sequencer 32, a frame end detection circuit 34, a header end timing detection circuit 36, an interrupt generation circuit 38 and an external circuit 40. The data receiving device 106 of Ogawa has a structure that does not include anything that one of ordinary skill in the art would consider similar to the claimed database circuit as required by *Scripps Clinic & Research*

---

<sup>5</sup> Final Office Action, August 31, 2006, page 9, top paragraph.

*Found.* Therefore, Ogawa does not disclose or suggest a database circuit configured to store a plurality of pointer values, wherein each one of the first parameters is associated with a corresponding one of the pointer values as presently claimed.

Furthermore, the rejection of claim 1 is based on language different than as claimed. The Examiner improperly changed the wording of the claim from the phrase “each one” to the phrase “only one”.<sup>6</sup> Webster’s New Collegiate Dictionary, copyright 1979, defines “each one” as a pronoun of “each”. The word “each” is defined as “being one of two or more distinct individuals having a similar relation and often constituting an aggregate.” The word “only” is defined as “a single fact or instance and nothing more or different.” Hence, the phrases “each one” and “only one” have very different meanings. In contrast, no evidence is on record to support the Examiner’s position that the phrases are synonymous. Therefore, one of ordinary skill in the art would not consider the phrase “each one” to mean “only one” as alleged by the Examiner. As such, the rejection of claim 1 does not consider the plain meaning of the actual claim language and the rejection cannot be sustained.

Claim 1 further provides a processing circuit configured to (i) process a particular one of the first parameters in an incoming packet received by the assembly in accordance with the corresponding pointer value to produce a second parameter and (ii) present an outgoing packet from the assembly containing the second parameter. Despite the assertion by the Examiner<sup>7</sup>, the text in column 13, lines 26-55 of Ogawa is silent regarding a processing circuit in the data receiving device 106 (alleged claimed assembly):

---

<sup>6</sup> Final Office Action, August 31, 2006, page 9, top paragraph.

<sup>7</sup> Final Office Action, August 31, 2006, page 9, second paragraph.

source network address, and the IP protocol information IP7, a destination network address. The IP protocol information IP8 is an optional field whose existence or length can be arbitrarily set.

TCP header data TCPH received in synchronism with WR20 to WR31 has TCP protocol information TC1 to TC9. The TCP protocol information TCI indicates a receive port of the internetwork repeater using the data receiving device according this embodiment and the TCP protocol information TC2 indicates a transmit port. The TCP protocol information TC3 indicates a serial number of the received frame data. Further, TCP transmit data TCPD following the TCP header data TCPH is received. These TCP header data TCPH and the TCP transmit data TCPD are based on the TCP protocol.

Here, those based on the TCP protocol can be substituted by those based on the ICMP protocol or the UDP protocol.

Note that the IP protocol information IP1 is made up of parameters of Version (four bits), IHL (header length consisting of four bits) and TOS (type of service consisting of eight bits). Further, the IP protocol information IP4 is constituted by TTL (time to live, eight bits) and a protocol code representing a protocol of the transport layer. Incidentally, the TCP protocol information TC4 indicates an acknowledge number; the TCP protocol information TC5, an offset/flag; the TCP protocol information TC6, a window; the TCP protocol information TC8, an object pointer; and the TCP protocol information TC9, an optional field.

Nowhere in the above text, or in any other section does Ogawa explicitly or inherently disclose a processing circuit, a particular one of the first parameters, the corresponding pointer value, a second parameter and an outgoing packet as required by M.P.E.P. §2131. In contrast, FIGS. 1, 26 and 27 of Ogawa show that the data receiving device 106 does not present any outgoing packet, particularly no outgoing packet having a second parameter based on a first parameter in an incoming packet. The data receiving device 106 of Ogawa (alleged claimed assembly) has a structure that does not include anything that one of ordinary skill in the art would consider similar to the claimed processing circuit as required by *Scripps Clinic & Research Found.* Therefore, Ogawa does not disclose or suggest a processing circuit configured to (i) process a particular one of the first parameters in an incoming packet received by the assembly in accordance with the corresponding pointer value to produce a second parameter and (ii) present an outgoing packet from the assembly containing the second parameter as presently claimed.

In summary, Ogawa does not disclose the claimed structure as required by M.P.E.P. §2131. The structure of Ogawa does not include anything that one of ordinary skill in the art would consider to be similar to the claimed database circuit and the claimed processing circuit. Ogawa also

lacks any element similar to the claimed pointer values. As such, claim 1 is fully patentable over the cited reference. Furthermore, the rejections provide little more than lists of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. In addition, the rejection fails to account for the plain language of the claim by replacing the phrase “each one” with the phrase “only one”. Therefore, *prima facie* anticipation has not been established and rejection should be reversed.

## **2. Claims 10 and 12 are fully patentable over Ogawa**

Claim 10 provides an assembly in the preamble. The Examiner alleges that the text in column 3, lines 44-49 and column 4, line 65 to column 5, line 22 of Ogawa describes an item similar to the claimed assembly.<sup>8</sup> Based on the cites provided, the Examiner appears to be asserting that a data receiving device 106 shown in FIGS. 1, 26 and 27 of Ogawa is similar to the claimed assembly.

Claim 10 further provides a first circuit configured to delineate a receive frame received from a first network having a first network protocol to produce an incoming packet. Despite the assertion by the Examiner<sup>9</sup>, the text in column 12, lines 41-49 and column 2, lines 5-14 of Ogawa is silent regarding a circuit in the data receiving device 106 (alleged claimed assembly) configured to delineate a receive frame from a network:

---

If the present embodiment is used in the internetwork repeater and the transmission operation is started in the external computer using the interrupt signal IPS indicating the end timing for the header, the process is enabled with relay of the frame data rarely delayed. Additionally, if the present embodiment is used in the internetwork repeater and the

<sup>8</sup> Final Office Action, August 31, 2006, page 8, item 10.

<sup>9</sup> Final Office Action, August 31, 2006, page 9, third paragraph.

transmission operation for relaying the received frame data is started by the ID of the end timing for the frame data, the highly-reliable relay operation is enabled. (Col. 12 lines 41-49)

...  
Here, an internetwork repeater by which two networks having the same MAC (Media Access Control) layer in the second layer of OSI are connected in the second layer is called a bridge or the like. An internetwork repeater for connecting a plurality of networks having different first through seventh layers of OSI is called a gateway or the like. Further, an internetwork repeater for connecting a plurality of networks having different first to third layers of OSI, are connected in the third layer such as one described later in this specification is called a router or the like. (Col. 2 lines 5-14)

Nowhere in the above text, or in any other section does Ogawa expressly or inherently disclose a first circuit configured to delineate a receive frame to produce an incoming packet as required by M.P.E.P. §2131. In contrast, column 20, lines 18-51 of Ogawa states that a data frame received through an input port 102 is stored in a memory 112, processed, then transmitted as a modified data frame through an output port 104. Nowhere in Ogawa is the data frame delineated to produce an incoming packet. Furthermore, none of the input port 102, the memory 112 and the output port 104 of Ogawa are part of the data receiving device 106 (alleged claimed assembly). Therefore, Ogawa does not disclose or suggest a first circuit configured to delineate a receive frame received from a first network having a first network protocol to produce an incoming packet as presently claimed.

Claim 10 further provides a second circuit configured to (i) store a plurality of pointer values for a plurality of first parameters defined by the first network protocol, wherein each one of the first parameters is associated with a corresponding one of the pointer values, (ii) process a particular one of the first parameters in the incoming packet in accordance with the corresponding pointer value to produce a second parameter, and (iii) present an outgoing packet containing the second parameter. Despite the assertion by the Examiner<sup>10</sup>, the text in column 12, lines 41-49 and

---

<sup>10</sup> Final Office Action, August 31, 2006, page 9, bottom paragraph.

column 2, lines 5-14 of Ogawa is silent regarding a second circuit in the data receiving device 106 (alleged claimed assembly) that stores pointers, processes parameters and produces outgoing packets:

If the present embodiment is used in the internetwork repeater and the transmission operation is started in the external computer using the interrupt signal IPS indicating the end timing for the header, the process is enabled with relay of the frame data rarely delayed. Additionally, if the present embodiment is used in the internetwork repeater and the transmission operation for relaying the received frame data is started by the ID of the end timing for the frame data, the highly-reliable relay operation is enabled. (Col. 12 lines 41-49)

...  
Here, an internetwork repeater by which two networks having the same MAC (Media Access Control) layer in the second layer of OSI are connected in the second layer is called a bridge or the like. An internetwork repeater for connecting a plurality of networks having different first through seventh layers of OSI is called a gateway or the like. Further, an internetwork repeater for connecting a plurality of networks having different first to third layers of OSI, are connected in the third layer such as one described later in this specification is called a router or the like. (Col. 2 lines 5-14)

Nowhere in the above text, or in any other section does Ogawa expressly or inherently disclose a second circuit configured to (i) store a plurality of pointer values for a plurality of first parameters defined by the first network protocol, wherein each one of the first parameters is associated with a corresponding one of the pointer values, (ii) process a particular one of the first parameters in the incoming packet in accordance with the corresponding pointer value to produce a second parameter, and (iii) present an outgoing packet containing the second parameter as required by M.P.E.P. §2131.

In contrast, FIGS. 1, 26 and 27 of Ogawa do not show any output from the data receiving device 106 (alleged claimed assembly) that could be considered to be an outgoing packet. Therefore, Ogawa does not disclose or suggest a second circuit configured to (i) store a plurality of pointer values for a plurality of first parameters defined by the first network protocol, wherein each one of the first parameters is associated with a corresponding one of the pointer values, (ii) process a particular one of the first parameters in the incoming packet in accordance with the corresponding pointer value to produce a second parameter, and (iii) present an outgoing packet containing the second parameter as presently claimed.

Furthermore, the rejection of claim 10 is based on language different than as claimed. The Examiner improperly changed the wording of the claim from the phrase “each one” to the phrase “only one”.<sup>11</sup> Webster’s New Collegiate Dictionary, copyright 1979, defines “each one” as a pronoun of “each”. The word “each” is defined as “being one of two or more distinct individuals having a similar relation and often constituting an aggregate.” The word “only” is defined as “a single fact or instance and nothing more or different.” Hence, the phrases “each one” and “only one” have very different meanings. In contrast, no evidence is on record to support the Examiner’s position that the phrases are synonymous. Therefore, one of ordinary skill in the art would not consider the phrase “each one” to mean “only one” as alleged by the Examiner. As such, the rejection of claim 10 does not consider the plain meaning of the actual claim language and the rejection cannot be sustained.

Claim 10 further provides a third circuit configured to frame the outgoing packet to present a transmit frame to a second network. Despite the assertion by the Examiner<sup>12</sup>, the text in column 12, lines 41-49 and column 2, lines 5-14 of Ogawa is silent regarding a third circuit in the data receiving device 106 (alleged claimed assembly) configured to frame outgoing packets:

If the present embodiment is used in the internetwork repeater and the transmission operation is started in the external computer using the interrupt signal IPS indicating the end timing for the header, the process is enabled with relay of the frame data rarely delayed. Additionally, if the present embodiment is used in the internetwork repeater and the transmission operation for relaying the received frame data is started by the ID of the end timing for the frame data, the highly-reliable relay operation is enabled. (Col. 12 lines 41-49)

...  
Here, an internetwork repeater by which two networks having the same MAC (Media Access Control) layer in the second layer of OSI are connected in the second layer is called a bridge or the like. An internetwork repeater for connecting a plurality of networks having different first through seventh layers of OSI is called a gateway or the like. Further, an internetwork repeater for connecting a plurality of networks having different first to third layers of OSI, are connected in the third layer such as one described later in this specification is called a router or the like. (Col. 2 lines 5-

---

<sup>11</sup> Final Office Action, August 31, 2006, page 9, top paragraph.

<sup>12</sup> Final Office Action, August 31, 2006, page 10, top paragraph.

Nowhere in the above text, or in any other section does Ogawa expressly or inherently disclose a third circuit configured to frame the outgoing packet to present a transmit frame to a second network as required by M.P.E.P. §2131. In contrast, FIG. 27 of Ogawa shows that there is no connection between the data receiving device 106 (alleged claimed assembly) and a network connected to one of the output ports 104. Furthermore, column 20, lines 45-51 of Ogawa state that the output ports 104 receive data frames (not packets to be encapsulated by the data frames) from the memory 112. Therefore , Ogawa does not disclose or suggest a third circuit configured to frame the outgoing packet to present a transmit frame to a second network as presently claimed.

In summary, Ogawa does not expressly or inherently disclose the claimed structure as required by M.P.E.P. §2131. The structure of Ogawa does not include anything that one of ordinary skill in the art would consider to be similar to the claimed first circuit, the claimed second circuit and the claimed third circuit. Ogawa also lacks any element similar to the claimed pointer values. As such, claim 10 is fully patentable over the cited reference. Furthermore, the rejections provide little more than lists of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. In addition, the rejection fails to account for the plain language of the claim by replacing the phrase “each one” with the phrase “only one”. As such, *prima facie* anticipation has not been established and rejection of claims 10 and 12 should with reversed.

### **3. Claims 2 and 11 are fully patentable over Ogawa**

Claim 2 depends from claim 1 and thus contains all of the limitations of claim 1. Consequently, the arguments presented above in support of the patentability of claim 1 are incorporated hereunder in support of claim 2. Claim 11 depends from claim 10 and thus contains all of the limitations of claim 10. Consequently, the arguments presented above in support of the patentability of claim 10 are incorporated hereunder in support of claim 11.

Claim 2 further provides that (i) the database circuit is further configured to store a plurality of offset values and a plurality of length values for the first parameters, each one of the first parameters is further associated with both a corresponding one of the offset values and a corresponding one of the length values and (ii) the processing circuit is further configured to partition the incoming packet in accordance with at least one of the offset values and at least one of the length values to extract the particular first parameter. In contrast, Ogawa is silent and the Examiner has not identified any elements of Ogawa that one of ordinary skill in the art would consider to be similar to the claimed database circuit and the claimed processing circuit. Furthermore, the cites into Ogawa provided in the rejection of claim 2 do not place offset values and length values in anything that could be considered similar to the claimed database circuit. The cites into Ogawa do not disclose any processing per the alleged offset values and the alleged length values. The rejections provided by the Examiner are little more than lists of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that (i) the database circuit is further configured to store a plurality of offset values and a plurality of length values for the first parameters,

each one of the first parameters is further associated with both a corresponding one of the offset values and a corresponding one of the length values and (ii) the processing circuit is further configured to partition the incoming packet in accordance with at least one of the offset values and at least one of the length values to extract the particular first parameter as presently claimed. As such, claims 2 and 11 are fully patentable over the cited reference and the rejection should be reversed.

#### **4. Claim 3 is fully patentable over Ogawa**

Claim 3 depends from claim 2 and thus contains all of the limitations of claim 2. Consequently, the arguments presented above in support of the patentability of claim 2 are incorporated hereunder in support of claim 3.

Claim 3 further provides that the assembly further comprises an interface through which the offset values, the length values and the pointer values are downloaded for storage in the database circuit. Despite the assertion by the Examiner<sup>13</sup>, the text in column 11, lines 58-67 and column 13, lines 15-21 of Ogawa is silent regarding an interface of the data receiving device 106 (alleged claimed assembly) having an interface to some unidentified alleged database circuit to download unidentified alleged offset values, length values and pointer values. The rejection provides little more than a list of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the assembly further comprises an interface through which the offset values,

---

<sup>13</sup> Final Office Action, August 31, 2006, page 10, item 12.

the length values and the pointer values are downloaded for storage in the database circuit as presently claimed. As such, claim 3 is fully patentable over the cited reference and the rejection should be reversed.

### **5. Claims 4 and 6 are fully patentable over Ogawa**

Claim 4 depends from claim 1 and thus contains all of the limitations of claim 1. Consequently, the arguments presented above in support of the patentability of claim 1 are incorporated hereunder in support of claim 4.

Claim 4 further provides that the processing circuit comprises (A) a parsing circuit configured to partition the incoming packet, (B) a plurality of peripheral blocks (i) coupled to the parsing circuit, (ii) identified by the pointer values and (iii) configured to perform a plurality of processes involving the first parameters and (C) an assembling circuit coupled to the peripheral blocks and configured to generate the outgoing packet. In contrast, Ogawa is silent and the Examiner has not identified any element of Ogawa that one of ordinary skill in the art would consider to be similar to the claimed processing circuit. Furthermore, the rejection does not place the various cited elements of Ogawa within the unidentified alleged processing circuit. The rejection provides little more than a list of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the processing circuit comprises (A) a parsing circuit configured to partition the incoming packet, (B) a plurality of peripheral blocks (i) coupled to the parsing circuit, (ii) identified by the pointer values and (iii) configured to perform a plurality of processes involving the

first parameters and (C) an assembling circuit coupled to the peripheral blocks and configured to generate the outgoing packet as presently claimed. As such, claims 4 and 6 are fully patentable over the cited reference and the rejection should be reversed.

#### **6. Claim 5 is fully patentable over Ogawa**

Claim 5 depends from claim 4 and thus contains all of the limitations of claim 4. Consequently, the arguments presented above in support of the patentability of claim 4 are incorporated hereunder in support of claim 5.

Claim 5 further provides that the database circuit is further configured to store both a second offset value and a second length value for the second parameter as defined by a second network protocol. Despite the assertion by the Examiner<sup>14</sup>, the text in column 3, lines 1-23 of Ogawa is silent regarding offset values and length values of a parameter defined by a second network protocol:

The above processes are carried out in accordance with each protocol hierarchy of the received frame data and definition of each protocol hierarchy. Therefore, processes to be performed differ depending on each protocol and each protocol hierarchy constituting the protocol. Some protocol hierarchies may have a header containing an optional field whose existence or length is indefinite and, in such a case, processes for the header may differ depending on each protocol hierarchy because the header length is not fixed even in the same protocol hierarchy. Thus, in the prior art, processes for the frame data received by the data receiving device have been generally carried out using flexible software.

However, the operation for advancing such processes executed in the data receiving device starting from the lower protocol hierarchy, i.e., the physical layer while confirming the protocol information (parameters) in each header has a large throughput and requires large CPU (Central Processing Unit) power, bottlenecking the processes in the data receiving device. Since the property of real time is basically required for the processes executed in the data receiving device, such problems are becoming serious as the processing speed in a target network is increased. For example, in case of the internetwork repeater determining a recent network having a high processing speed as a target in particular, if the process for linking one network to another network is delayed, the communication speed inherent to the network itself is decreased and the high processing speed can not be fully used, resulting in the drawback which must be urgently solved.

---

<sup>14</sup> Final Office Action, August 31, 2006, page 11, item 14.

Nowhere in the above text, or in any other section does Ogawa expressly or inherently disclose storing offset values and length values as required by M.P.E.P. §2131. The rejection provides little more than a list of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the database circuit is further configured to store both a second offset value and a second length value for the second parameter as defined by a second network protocol as presently claimed. As such, claim 5 is fully patentable over the cited reference and the rejection should be reversed.

## 7. **Claim 8 is fully patentable over Ogawa**

Claim 8 depends from claim 4 and thus contains all of the limitations of claim 4. Consequently, the arguments presented above in support of the patentability of claim 4 are incorporated hereunder in support of claim 8.

Claim 8 further provides that the peripheral blocks are configured to simultaneously processes a plurality of the first parameters. Despite the assertion by the Examiner<sup>15</sup>, the text in column 6, lines 1-15 of Ogawa is silent regarding multiple peripheral circuits processing multiple first parameters simultaneously:

FIG. 9 is a timing chart continued from FIG. 8;  
FIG. 10 is a timing chart continued from FIG. 9;  
FIG. 11 is a flowchart showing an example of the retrieval operation executed by the second cut-through circuit in a router;  
FIG. 12 is a timing chart showing the operation of the first embodiment when frame data of DIX-IP-TCP is received;  
FIG. 13 is a timing chart continued from FIG. 12;  
FIG. 14 is a timing chart continued from FIG. 13;  
FIG. 15 is a timing chart continued from FIG. 14;  
FIG. 16 is a timing chart showing the operation of the first embodiment when frame data of DIX-IPX-SPX is received;  
FIG. 17 is a timing chart continued from FIG. 16;  
FIG. 18 is a timing chart continued from FIG. 17;

---

<sup>15</sup> Final Office Action, August 31, 2006, page 11, item 16.

FIG. 19 is a timing chart continued from FIG. 18;

Nowhere in the above text, or in any other section does Ogawa explicitly or inherently disclose that a plurality of peripheral blocks are configured to simultaneously processes a plurality of the first parameters as required by M.P.E.P. §2131. As such, claim 8 is fully patentable over the cited reference and the rejection should be reversed.

### **8. Claim 9 is fully patentable over Ogawa**

Claim 9 depends from claim 1 and thus contains all of the limitations of claim 1. Consequently, the arguments presented above in support of the patentability of claim 1 are incorporated hereunder in support of claim 9.

Claim 9 further provides that the processing circuit is implemented as only hardware. Despite the assertion by the Examiner<sup>16</sup>, the text in column 5, lines 8-38, column 1, lines 41-43 and column 5, lines 43-45 of Ogawa is silent regarding hardware only processing circuits:

(X-series recommendations) relative to new data networks such as a line switching system, a packet switching system, digital private lines and others. (Column 1, lines 41-43)

... Furthermore, when source/destination addresses, port numbers, socket numbers or protocol codes included in the headers of a plurality of protocol hierarchies are combined to create key data for retrieval and table retrieval is executed, the process required for the V-LAN (Virtual LAN) or the so-called "Firewall" to enhance security by restricting access to information can be executed at extremely-high speed, as well as the process in the bridge or the router.

In addition, if there is provided a cut-through selection circuit for selecting and outputting one of signals output from the first cut-through circuit and the second cut-through circuit, a cut-through system can be selected.

Further, if the input data control circuit has a configuration for taking out a destination address from the header in the protocol hierarchy for the received data and transmitting it to an external circuit, it is possible to readily cope with a multi-protocol system.

Furthermore, if information stored and/or held in the capture register circuit or a protocol of each protocol hierarchy identified by the protocol recognition circuit can be read out to an external circuit, various functions can be realized.

Moreover, if the input data control circuit has a function for verifying a checksum with respect to the received data frame and a function for transmitting a result of verification to an external circuit and the sequencer has a function for directing a timing at which the checksum operation is started and a timing at which results of the checksum operation are compared with each other to the input data control circuit, data can be verified with the simple configuration.

---

<sup>16</sup> Final Office Action, August 31, 2006, page 12, item 17.

According to the present invention, processes for a plurality of protocol hierarchies for defining a protocol for the received frame data or partial processes thereof can be simply and efficiently carried out at the same time. Additionally, the data receiving device for effecting these processes can be easily and comprehensively constructed using the hardware. (Column 5, lines 7-45)

Nowhere in the above text, or in any other sections does Ogawa explicitly or inherently disclose some unidentified alleged processing circuit that is implemented as only hardware as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the processing circuit is implemented as only hardware as presently claimed. As such, claim 9 is fully patentable over the cited reference and the rejection should be reversed.

#### **9. Claim 13 is fully patentable over Ogawa**

Claim 13 depends from claim 10 and thus contains all of the limitations of claim 10. Consequently, the arguments presented above in support of the patentability of claim 10 are incorporated hereunder in support of claim 13.

Claim 13 further provides that the assembly further comprises an interface configured to permit a selection among a plurality of frame delineation methods. Despite the assertion by the Examiner<sup>17</sup>, the text in column 5, lines 41-57 and column 8, line 58 through column 9, line 24 of Ogawa is silent regarding an interface of the data receiving device 106 (alleged claimed assembly) used for selecting frame delineation methods. The rejection provides little more than a list of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the assembly, further comprises an interface configured to permit a selection among a plurality of frame delineation

---

<sup>17</sup> Final Office Action, August 31, 2006, page 12, item 20.

methods as presently claimed. As such, claim 13 is fully patentable over the cited reference and the rejection should be reversed.

**10. Claim 14 is fully patentable over Ogawa**

Claim 14 depends from claim 10 and thus contains all of the limitations of claim 10. Consequently, the arguments presented above in support of the patentability of claim 10 are incorporated hereunder in support of claim 14.

Claim 14 further provides that the third circuit is further configured to provided a plurality of framing methods for a plurality of network protocols. Despite the assertion by the Examiner<sup>18</sup>, the text in column 4, lines 4-57, column 6, line 62 through column 7, line 24 and column 8, lines 54-56 of Ogawa is silent regarding a plurality of framing methods. Furthermore, the rejection provides little more than a list of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the third circuit is further configured to provided a plurality of framing methods for a plurality of network protocols as presently claimed. As such, claim 14 is fully patentable over the cited reference and the rejection should be reversed.

---

<sup>18</sup> Final Office Action, August 31, 2006, page 13, item 21.

**11. Claim 15 is fully patentable over Ogawa**

Claim 15 depends from claim 14 and thus contains all of the limitations of claim 14. Consequently, the arguments presented above in support of the patentability of claim 14 are incorporated hereunder in support of claim 15.

Claim 15 further provides that the assembly, further comprises an interface configured to permit a selection among the framing methods. Despite the assertion by the Examiner<sup>19</sup>, the text in column 3, lines 41-57 column 8, line 58 through column 9, line 24 and figure 11 of Ogawa is silent regarding an interface of the data receiving device 106 (alleged claimed assembly) used for selecting framing methods. The rejection provides little more than a list of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the assembly, further comprises an interface configured to permit a selection among the framing methods as presently claimed. As such, claim 15 is fully patentable over the cited reference and the rejection should be reversed.

**12. Claim 16 is fully patentable over Ogawa**

Claim 16 depends from claim 10 and thus contains all of the limitations of claim 10. Consequently, the arguments presented above in support of the patentability of claim 10 are incorporated hereunder in support of claim 16.

Claim 16 further provides that the third circuit is further configured to delineate a second receive frame from the second network to produce a second incoming packet. Despite the

---

<sup>19</sup> Final Office Action, August 31, 2006, page 12, item 22.

assertion by the Examiner<sup>20</sup>, the text in column 3, lines 41-57, figures 11 and 15 and column 8, line 58 through column 9, line 24 of Ogawa is silent regarding some unidentified alleged third circuit delineating a received frame to produce an incoming frame. In contrast, FIG. 27 of Ogawa shows that the input port 102 for receiving data frames is separated from the output port 104 for transmitting data frames. Furthermore, the rejection provides little more than a list of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the third circuit is further configured to delineate a second receive frame from the second network to produce a second incoming packet as presently claimed. As such, claim 16 is fully patentable over the cited reference and the rejection should be reversed.

### **13. Claim 17 is fully patentable over Ogawa**

Claim 17 depends from claim 16 and thus contains all of the limitations of claim 16. Consequently, the arguments presented above in support of the patentability of claim 16 are incorporated hereunder in support of claim 17.

Claim 17 further provides that the first circuit is further configured to frame a second outgoing packet derived from the second incoming packet to present a second transmit frame to the first network. Despite the assertion by the Examiner<sup>21</sup>, the text in column 5, lines 41-57, column 3, lines 51-67, column 4, line 50 through column 5, line 14 and column 6, line 62 through column 7,

---

<sup>20</sup> Final Office Action, August 31, 2006, page 13, item 23.

<sup>21</sup> Final Office Action, August 31, 2006, page 13, item 24.

line 24 of Ogawa is silent regarding some unidentified alleged first circuit framing a packet to produce an outgoing frame. In contrast, FIG. 27 of Ogawa shows that the input port 102 for receiving data frames is separated from the output port 104 for transmitting data frames. Furthermore, the rejection provides little more than a list of columns and lines in Ogawa that do not tie the various elements of Ogawa together per the claims as required by M.P.E.P. §2131. Therefore, Ogawa does not disclose or suggest that the first circuit is further configured to frame a second outgoing packet derived from the second incoming packet to present a second transmit frame to the first network as presently claimed. As such, claim 17 is fully patentable over the cited reference and the rejection should be reversed.

## B 35 U.S.C. § 103

The Examiner bears the initial burden of factually supporting any *prima facie* conclusion of obviousness.<sup>22</sup> If the Examiner does not produce a *prima facie* case, the Applicant is under no obligation to submit evidence of non-obviousness.<sup>23</sup> ***The Examiner must show*** that (a) there is some *suggestion or motivation*, either in the references or in the knowledge generally available to one of ordinary skill in the art, to modify or combine the references, (b) there is a *reasonable expectation of success*, and (c) the prior art reference (or combination of references) teaches or suggests *all of the claim limitations*.<sup>24</sup> “The motivation, suggestion or teaching may come

---

<sup>22</sup> M.P.E.P. §2142.

<sup>23</sup> M.P.E.P. §2142.

<sup>24</sup> M.P.E.P. §2142.

explicitly from statement in the prior art, the knowledge of one of ordinary skill in the art, or, in some cases the nature of the problem to be solved.<sup>25</sup> Furthermore, The Court of Appeals for the Federal Circuit has indicated that the requirement for showing the teaching of motivation to combine references is "**rigorous**" and must be "**clear and particular**".<sup>26</sup> "[T]o establish obviousness based on a combination of the elements disclosed in the prior art, there must be some motivation, suggestion or teaching of the desirability of *making the specific combination that was made by the applicants.*"<sup>27</sup> "[T]he factual inquiry whether to combine references must be **thorough and searching.**"<sup>28</sup> "This factual question ... [cannot] be resolved on subjective belief and unknown authority."<sup>29</sup> "It must be **based on objective evidence of record.**"<sup>30</sup> The Federal Circuit has held that both the suggestion to modify or combine the references and the reasonable expectation success must be found in the prior art itself, not merely in Appellant's disclosure.<sup>31</sup> Furthermore, the Board has held that the claimed invention is obvious only if either the references expressly or implicitly suggest the claimed invention, or a convincing line of reasoning is presented by the examiner as to why an

---

<sup>25</sup> *In re Huston* 308, F.3d 1267, 1278, 64 USPQ2d 1810, 1810 (Fed. Cir. 2002), citing *In re Katzab* 217 F.3d 1365, 1370, 55 USPQ2d 1313, 1317 (Fed. Cir. 2000)

<sup>26</sup> *In re Anita Dembicza and Benson Zinbarg*, 50 U.S.P.Q.2d 1614 (Fed. Cir. 1999)

<sup>27</sup> *In re Kotzab*, 217 F.3d 1365, 1370, 55 USPQ2d 1313, 1316 (Fed. Cir. 2000) (citing *In re Dance*, 160 F.3d 1339, 1343, 48 USPQ2d 1635, 1637 (Fed. Cir. 1998); *In re Gordon*, 733 F.2d 900, 902, 221 USPQ 1125, 1127 (Fed. Cir. 1984)).

<sup>28</sup> *McGinley v. Franklin Sports, Inc.*, 262 F.3d 1339, 1351-52, 60 USPQ2d 1001, 1008 (Fed. Cir. 2001).

<sup>29</sup> *In re Lee*, 277 F.3d 1338, 1343-44, 61 USPQ2d 1430, 1434 (Fed. Cir. 2002).

<sup>30</sup> *In re Lee* at 1343, 61 USPQ2d at 1434.

<sup>31</sup> *In re Vaeck*, 947 F.2d 488, 20 U.S.P.Q.2d 1438, 1442 (Fed. Cir. 1991).

artisan would have found the claimed invention to be obvious in light of the teachings of the cited references.<sup>32</sup>

**1. Claim 7 is fully patentable over Ogawa and Official Notice**

Claim 7 depends from claim 4 and thus contains all of the limitations of claim 4. Consequently, the arguments presented above in support of the patentability of claim 4 are incorporated hereunder in support of claim 7.

Regarding claim 7, the proposed motivations to modify Ogawa with the Official Notice are improperly based on the claim. The proposed motivations, (i) “support handling of the packet related information” and (ii) “help processing information that is related to the packets” are too general because they could cover almost any alteration contemplated and do not address why the specific proposed modification would have been obvious. Broad conclusory statements regarding the obviousness of combining/modifying references, standing alone, are not “evidence” as required by M.P.E.P. §2142. Furthermore, no evidence is on record identifying the sources of the alleged motivations. Therefore, *prima facie* obviousness has not been established for lack of evidence on the record for appropriate motivation to modify Ogawa. As such, the rejection of claim 7 should be reversed for lack of evidence of motivation to modify the reference.

---

<sup>32</sup> See *Ex Parte Clapp*, 227 USPQ 972, 973 (Bd. Pat. App. & Inter. 1985) (emphasis added by Appellant).

**2. Claim 18 is fully patentable over Ogawa and Gabrick**

Claim 18 depends from claim 10 and thus contains all of the limitations of claim 10.

Consequently, the arguments presented above in support of the patentability of claim 10 are incorporated hereunder in support of claim 18.

Claim 18 further provides that the first circuit comprises a plurality of framing circuits configured to operate on a plurality of network protocols, wherein each one of the framing circuits operates on a corresponding one of the network protocols. Despite the assertion by the Examiner<sup>33</sup>, the text in column 3, lines 44-66 of Ogawa is silent regarding multiple framing circuits. In contrast, the data receiving device 106 of Ogawa (alleged claimed assembly) does not perform any framing operations. Therefore, Ogawa and Gabrick, alone or in combination, do not teach or suggest that the first circuit comprises a plurality of framing circuits configured to operate on a plurality of network protocols, wherein each one of the framing circuits operates on a corresponding one of the network protocols as presently claimed.

Furthermore, the proposed motivation to modify Ogawa with the Gabrick is improperly based on the claim. The proposed motivation, “support replicating and transferring information between two entities” is too general because it could cover almost any alteration contemplated and does not address why the specific proposed modification would have been obvious. A broad conclusory statement regarding the obviousness of combining/modifying references, standing alone, is not “evidence” as required by M.P.E.P. §2142. Furthermore, no evidence is on record identifying the source of the alleged motivation. Therefore, *prima facie*

---

<sup>33</sup> Final Office Action, August 31, 2006, page 15, item 28.

obviousness has not been established due to a lack of evidence of motivation to combine/modify Ogawa and Gabrick.

Furthermore, Gabrick is non-analogous art relative to Ogawa based on the respective U.S. classifications. Gabrick appears to have been selected only because it contains the claim phrase “unique network protocol”, not because one of ordinary skill in the art would have considered it to be analogous art. There is no evidence on record to support the Examiner’s position that the references would be considered analogous. Therefore, *prima facie* obviousness has not been established. As such, claim 18 is fully patentable over the cited references and the rejection should be reversed.

### **3.      Claim 19 is fully patentable over Ogawa , Wilford and Gabrick**

Claim 19 depends from claim 10 and thus contains all of the limitations of claim 10. Consequently, the arguments presented above in support of the patentability of claim 10 are incorporated hereunder in support of claim 19.

Claim 19 further provides that the third circuit comprises a plurality of de-framing circuits configured to operate on a plurality of network protocols, wherein each one of the de-framing circuits operates on a corresponding one of the network protocols. Despite the assertion by the Examiner<sup>34</sup>, the text in column 2, line 59 to column 3, line 18 of Ogawa is silent regarding multiple de-framing circuits. In contrast, Ogawa is silent regarding the data receiving device 106 (alleged claimed assembly) having even a single de-framing capability. For example, column 20, lines 18-51

---

<sup>34</sup> Final Office Action, August 31, 2006, page 16, item 30.

of Ogawa state that a data frame received by an input port 102 is stored as a frame in the memory 112 and then transmitted through an output port 104. Therefore, Ogawa, Wilford and Gabrick, alone or in combination, do not teach or suggest that the third circuit comprises a plurality of de-framing circuits configured to operate on a plurality of network protocols, wherein each one of the de-framing circuits operates on a corresponding one of the network protocols as presently claimed.

Furthermore, the proposed motivations to modify Ogawa and Gabrick with Wilford are improperly based on the claim. The proposed motivations, (i) “enhance the handling the information associated with the packet” and (ii) “help enhance the software to process information for the assembly” are too general because they could cover almost any alteration contemplated and does not address why the specific proposed modification would have been obvious. Broad conclusory statements regarding the obviousness of combining/modifying references, standing alone, are not “evidence” as required by M.P.E.P. §2142. Furthermore, no evidence is on record identifying the sources of the alleged motivations. Therefore, *prima facie* obviousness has not been established for lack of evidence of motivation to combine/modify the references.

Furthermore, Gabrick is non-analogous art relative to Ogawa and Wilford based on the respective U.S. classifications. Gabrick appears to have been selected only because it contains the claim phrase “unique network protocol”, not because one of ordinary skill in the art would have found it to be analogous art. There is no evidence on record to support the Examiner’s position that the references would be considered analogous. Therefore, *prima facie* obviousness has not been established. As such, claim 19 is fully patentable over the cited references and the rejection should be reversed.

#### 4. **Claim 20 is fully patentable over Ogawa and Yanagihara**

Claim 20 depends from claim 10 and thus contains all of the limitations of claim 10.

Consequently, the arguments presented above in support of the patentability of claim 10 are incorporated hereunder in support of claim 20.

Claim 20 further provides a fourth circuit connected to the second circuit and configured process a select one of the first parameters in the incoming packet in accordance with the corresponding pointer value. The Examiner merely states<sup>35</sup> that the claimed fourth circuit is taught by Yanagihara in FIG. 10A and column 1, lines 51-66:

This invention aims to make it possible to perform rapid decoding of video data and audio data in a receiver/demodulator if there is a program change when a DVCR of the aforesaid type continuously plays back a plurality of digital broadcast programs, and thus data is then input to such a receiver/demodulator.

This invention further aims to provide a digital signal recording/playback device and digital signal playback method wherein there is no break in video data and audio data when the output during speed change playback of such a DVCR is input to a receiver/demodulator and decoded.

To resolve the above problems, the digital signal processor according to this invention is characterized in comprising **first means for selecting a transport stream corresponding to any channel from a transport stream containing a plurality of multiplexed channels, second means for separating video data and audio data in any desired program ...** (Column 1, lines 51-66)(Emphasis added)

The Examiner appears to be arguing that the first means and the second means of Yanagihara somehow teach or suggest the claimed second circuit and the claimed fourth circuit. However, nowhere in the above text, or in any other section does Yanagihara mention that either the first means or the second means (alleged claimed fourth circuit) is configured to process a selected one of the first parameters (not identified in Yanagihara) in an incoming packet in accordance with the corresponding pointer values (not identified in Yanagihara). Since the pointer values and the first parameters are allegedly disclosed in Ogawa, one of ordinary skill in the art would not appear to understand how Yanagihara could use the pointer values from another document (or similar

---

<sup>35</sup> Final Office Action, August 31, 2006, page 17, item 33.

unidentified pointer values within Yanagihara) to process and first parameters from the other document (or similar unidentified first parameters within Yanagihara). Therefore, Ogawa and Yanagihara, alone or in combination, do not teach or suggest a fourth circuit connected to a second circuit and configured process at least one of the first parameters in an incoming packet in accordance with a pointer as presently claimed.

Furthermore, the proposed motivations to modify Ogawa with Yanagihara are improperly based on the claim. The proposed motivations, (i) “another circuit would enhance the handling the information associated with the packet” and (ii) “help enhance the software to process information for the assembly” are too general because they could cover almost any alteration contemplated and does not address why the specific proposed modification would have been obvious. Broad conclusory statements regarding the obviousness of combining/modifying references, standing alone, are not “evidence” as required by M.P.E.P. §2142. Furthermore, no evidence is on record identifying the sources of the alleged motivations. Therefore, *prima facie* obviousness has not been established for lack of evidence of motivation to combine/modify the references. As such, claim 20 is fully patentable over the cited references and the rejection should be reversed.


### C. CONCLUSION

None of the cited references suggest a circuit configured to store a plurality of pointer values for a plurality of parameters defined by a network protocol, wherein each one of the parameters is associated with a corresponding one of the pointer values, as recited in claims 1 and

10. Hence, the Examiner has clearly erred with respect to the patentability of the claimed invention. It is respectfully requested that the Board overturn the Examiner's rejection of all pending claims, and hold that the claims are not rendered obvious by the cited reference. However, should the Board find the arguments herein in support of independent claims 1 and/or 10 unpersuasive, the Board is respectfully requested to carefully consider the arguments set forth above in support of each of the independently patentable claims.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.



John J. Ignatowski  
Reg. No. 36,555

Dated: February 27, 2007

24840 Harper Avenue  
Suite 100  
St. Clair Shores, MI 48080  
(586) 498-0670

## **VIII. CLAIM APPENDIX**

The claims of the present application which are involved in this appeal are as follows:

1                   1.       An assembly comprising:

2                   a database circuit configured to store a plurality of pointer values for a plurality of  
3                   first parameters defined by a network protocol, wherein each one of said first parameters is  
4                   associated with a corresponding one of said pointer values; and

5                   a processing circuit configured to (i) process a particular one of said first parameters  
6                   in an incoming packet received by said assembly in accordance with said corresponding pointer  
7                   value to produce a second parameter and (ii) present an outgoing packet from said assembly  
8                   containing said second parameter.

1                   2.       The assembly according to claim 1, wherein (i) said database circuit is further  
2                   configured to store a plurality of offset values and a plurality of length values for said first  
3                   parameters, each one of said first parameters is further associated with both a corresponding one of  
4                   said offset values and a corresponding one of said length values and (ii) said processing circuit is  
5                   further configured to partition said incoming packet in accordance with at least one of said offset  
6                   values and at least one of said length values to extract said particular first parameter.

1                   3.       The assembly according to claim 2, further comprising an interface through  
2                   which said offset values, said length values and said pointer values are downloaded for storage in  
3                   said database circuit.

1           4.       The assembly according to claim 1, wherein said processing circuit comprises:

2           a parsing circuit configured to partition said incoming packet;

3           a plurality of peripheral blocks (i) coupled to said parsing circuit, (ii) identified by

4           said pointer values and (iii) configured to perform a plurality of processes involving said first

5           parameters; and

6           an assembling circuit coupled to said peripheral blocks and configured to generate

7           said outgoing packet.

1           5.       The assembly according to claim 4, wherein said database circuit is further

2           configured to store both a second offset value and a second length value for said second parameter

3           as defined by a second network protocol.

1           6.       The assembly according to claim 4, further comprising an interface

2           connectable to a peripheral block external to said assembly.

1           7.       The assembly according to claim 4, wherein said peripheral blocks are at least

2           two circuits selected from a group of circuits consisting of a content addressable memory circuit, a

3           time to live circuit, a comparison circuit, a counter circuit, a value swapping circuit, a stuffing

4           circuit, a de-stuffing circuit, a cyclic redundancy checksum circuit, a parity circuit, a first-in-first-out

5           circuit, a length construction generator circuit, a header error control synchronization circuit, a frame

6        relay lookup circuit, a data link connection identifier circuit, a protocol identification analysis circuit,  
7        a point-to-point protocol verification circuit, a parameter discard circuit, and a buffer circuit.

1                8.        The assembly according to claim 4, wherein said peripheral blocks are  
2        configured to simultaneously processes a plurality of said first parameters.

1                9.        The assembly according to claim 1, wherein said processing circuit is  
2        implemented as only hardware.

1                10.      An assembly comprising:  
2                    a first circuit configured to delineate a receive frame received from a first network  
3        having a first network protocol to produce an incoming packet;  
4                    a second circuit configured to (i) store a plurality of pointer values for a plurality of  
5        first parameters defined by said first network protocol, wherein each one of said first parameters is  
6        associated with a corresponding one of said pointer values, (ii) process a particular one of said first  
7        parameters in said incoming packet in accordance with said corresponding pointer value to produce  
8        a second parameter, and (iii) present an outgoing packet containing said second parameter; and  
9                    a third circuit configured to frame said outgoing packet to present a transmit frame  
10      to a second network.

1                   11. The assembly according to claim 10, wherein said second circuit is further  
2 configured to (i) store a plurality of offset values and a plurality of length values for said first  
3 parameters, each one of said first parameters is further associated with both a corresponding one of  
4 said offset values and a corresponding one of said length values and (ii) partition said incoming  
5 packet in accordance with said offset values and said length values to extract said first parameters  
6 from said incoming packet.

1                   12. The assembly according to claim 10, wherein said first circuit is further  
2 configured to provided a plurality of frame delineation methods for a plurality of network protocols.

1                   13. The assembly according to claim 12, further comprising an interface  
2 configured to permit a selection among said frame delineation methods.

1                   14. The assembly according to claim 10, wherein said third circuit is further  
2 configured to provided a plurality of framing methods for a plurality of network protocols.

1                   15. The assembly according to claim 14, further comprising an interface  
2 configured to permit a selection among said framing methods.

1                   16.    The assembly according to claim 10, wherein said third circuit is further  
2   configured to delineate a second receive frame from said second network to produce a second  
3   incoming packet.

1                   17.    The assembly according to claim 16, wherein said first circuit is further  
2   configured to frame a second outgoing packet derived from said second incoming packet to present  
3   a second transmit frame to said first network.

1                   18.    The assembly according to claim 10, wherein said first circuit comprises a  
2   plurality of framing circuits configured to operate on a plurality of network protocols, wherein each  
3   one of said framing circuits operates on a corresponding one of said network protocols.

1                   19.    The assembly according to claim 10, wherein said third circuit comprises a  
2   plurality of de-framing circuits configured to operate on a plurality of network protocols, wherein  
3   each one of said de-framing circuits operates on a corresponding one of said network protocols.

1                   20.    The assembly according to claim 10, further comprising a fourth circuit  
2   connected to said second circuit and configured to process a select one of said first parameters in said  
3   incoming packet in accordance with said corresponding pointer value.

## **IX. EVIDENCE APPENDIX**

The following evidence was presented in the Amendment After Final mailed October 23, 2006. Webster's New Collegiate Dictionary, copyright 1979, defines "each one" as a pronoun of "each". The word "each" is defined as "being one of two or more distinct individuals having a similar relation and often constituting an aggregate." The word "only" is defined as "a single fact or instance and nothing more or different."

government in which power is also **dynasty** *n* [L: *dynastia*] also **dynasties** élited in Jewish folklore as its actions until exercised by a

big skin to L: *fumus* smoke — 2: a soluble or insoluble

art a new and often permanent

1: to take up (a color)

2: to make (a color) or

3: to make (a color) or

4: THOROUGHGOODNO, UN-

RIAN *n*, pl: *dyers* — *brooms*

wood or histic) from which

it is derived

**DYNAHICS** 2: or *pl* in *constit.* 1: a branch

of or their relation to the theory of the motion of bodies 2: of an object or phenomenon

3: variation and contrast in

4: a theory that explains the interplay *dy-nam-i-cs* 2

— *dy-na-mi-ct* *n*, —

blasting explosive that is made

of a mixture of nitro-glycerine

and nitric acid; a blasting

cord 2: one that has explo-

ited (as by Gardner) — *dy-na-mi-cs*

to blow up with dynamite 2

or *pl* *dy-nam-i-cs* a

branch of dynamics

fr: *dy-namique* *n* [L: *dy-namica*] a science or art for

measuring mechanical

energy *n* [L: *me-tria*] *adj* —

**dy-no-mo** *+ motor* *n*: a motor

and generator

**dy-nos-OMIC** *n* [L: *dy-nomia*] a city planned for

artillery

**dy-nos-OMY** *n* [L: *dy-nomia*] a

science of the art of war

1: a power of action

2: a vacuum tube in

which pressure results in

a plate voltage increase

the first of a series of one gram an

second second

3: an electron gun in an

electron microscope

**dy-nos-OMY** *n* [L: *dy-nomia*] 1

line of descent 2: a powerful

and dominant family

— *dy-nos-OM-ic* *adj* — *dy-nos-OM-ic* *n*

**dy-nos-OM-ic** *adj* — *dy-nos-OM-ic* *n*



**X. RELATED PROCEEDINGS APPENDIX**

None.